

Table of Contents

About This Manual

Audience	xxxviii
Find Information	xxxix
VSS Man Pages.	xxxix
VSS Simulator help Command	xl
VSS Error Message Help.	xlii
Accessing from the UNIX Prompt.	xlii
Accessing from the Simulator Prompt	xlii
Accessing from the Analyzer Error Browser.	xliii
Cyclone Man Pages.	xliii

1. Introduction

Introduction to VSS	1-2
Introduction to Cyclone	1-3
High-Level Design	1-3
Register Transfer Level Modeling	1-5

Testbenches	1-6
Testbench Functions	1-7
Cyclone Testbench Requirements	1-7
Event-Driven and Cycle-Based Comparison	1-8
VSS Features	1-11
VSS Basics	1-12
Core Programs	1-13
Simulation Engines	1-14
Utilities	1-14
Files and Libraries	1-15
Interfaces	1-15
Using VSS Core Programs	1-16
Cyclone Benefits	1-20
Runtime Performance	1-20
Design Development Time	1-22
Design Turnaround Time	1-23
Fits in the Synopsys HLD Flow	1-24
Cyclone Basics	1-25
Core Programs	1-25
Files and Libraries	1-26
Interfaces	1-26
Using Cyclone Core Programs	1-27
2. Creating Your Setup File	
Understanding .synopsys_vss.setup Files	2-2

Setup File Search Sequence	2-2
Displaying Your Setup	2-3
Editing a Setup File	2-6
Assigning Values to Variables	2-6
Defining Design Library Names	2-7
Defining Host Directory Names	2-7
Extending a Line	2-8
Using Comments	2-8
Custom Setup File Example	2-8
 3. Setting Up Design Libraries	
Understanding the Design Library Concept	3-2
Types of Design Libraries.	3-3
Design Library Names	3-4
Changes to Design Library Names	3-5
Setting Up a Working Library	3-6
Setting Up a Resource Library	3-7
Working with Design Library Restrictions	3-9
Design Library Examples	3-9
Working Library Only	3-10
Using the Current Directory	3-10
Using a Subdirectory	3-10
Working Library and Resource Libraries	3-11
Maintaining a Design Library.	3-12
Listing Design Units	3-12

Deleting Files	3-12
Moving a Library Unit.	3-13
Copying a Design Library.	3-13
Importing Models.	3-14
Understanding the Example Model	3-14
Importing the Model.	3-15
4. Analyzing VHDL Design Files	
Using the VHDL Analyzer	4-2
Creating a Design Library	4-2
Using vhdlan	4-3
Analyzing for Simulation Technology	4-4
Specifying a Design Library	4-5
Checking Synthesis Policy	4-5
Creating a List File	4-6
Using gvan	4-8
Using the Error Browser Window	4-9
Correcting a VHDL Source Code Error	4-11
Modifying VSS Compiled Simulation Analysis.	4-12
Optimizing Compiled Code	4-13
Selecting a C Compiler	4-14
Passing Options to the C Compiler	4-14
Maintaining VHDL Designs of VSS Analysis.	4-15
Creating a Dependency List File	4-16
Using simdepends	4-16
Invoking simdepends	4-18

simdepends Example	4-19
Reanalyzing VHDL Source Files	4-21
Determining Analyzer Compiled Simulation Options	4-22
Invoking simcompiled	4-22
simcompiled Example	4-23
Understanding Analyzer Error Messages	4-25
Analyzer Command Exercises	4-26
Copying the Files	4-27
Understanding the VHDL Design.	4-27
Analyzing the Source File for debuggable Event Simulation . . .	4-29
Correcting a vhdlan Error.	4-30
Correcting a gvan Error	4-32
Analyzing the Source File for Compiled Event Simulation	4-34
Analyzing the Source File for Compiled Cycle Simulation	4-36
 5. Simulating a Design in VSS	
Understanding Simulation Engines	5-2
Advantages of Three Engines	5-5
Multi-Engine Simulation and Shadow Debugging	5-5
Understanding VHDL Debugger	5-7
Invoking the Simulator	5-9
Invoking vhdlsim	5-9
Invoking vhdldb	5-10
Specifying the Design.	5-11
Using vhdldb Options	5-12
Invoking from SGE	5-12

Controlling Simulator Execution	5-15
Running the Simulator	5-15
From the Simulator Prompt	5-16
From the Debugger Window.....	5-16
Interrupting the Simulator	5-16
From the Simulator Prompt	5-17
From the Debugger Window.....	5-18
Restarting the Simulator	5-19
From the Simulator Prompt	5-19
From the Debugger Window.....	5-19
Quitting the Simulator	5-20
Getting Configuration Information	5-20
Communicating with the VSS	5-21
Understanding the Simulation Control Language	5-21
Command Syntax.....	5-22
Specifying Multiple Names with Wildcards.....	5-23
Selecting Categories of Names	5-24
Quoting.....	5-25
Communicating Through the Debugger Window.....	5-27
Pull-down Menus	5-27
Accelerator Keys	5-30
Button Commands	5-30
Getting Help.....	5-31
From the Simulator Prompt	5-31
From the Debugger Window.....	5-32
Escaping to the Operating System	5-35
Entering Commands Through Command Files	5-35

Creating a Command File	5-36
Invoking a Command File.	5-36
Understanding Simulator Error Messages	5-37
Using Simulator Variables	5-39
Referencing VSS Variable Values	5-39
Displaying VSS Variable Values.	5-40
Changing the Values of Variables	5-40
Localizing the Changes to Simulator Variables	5-41
Creating User-Defined Variables	5-41
Navigating the Design	5-42
VHDL Objects	5-42
Declarative Regions.	5-43
Navigating with VSS Commands.	5-44
Displaying the Current Working Region	5-45
Selecting a Declarative Region	5-45
Listing VHDL Objects	5-45
Navigating with Debugger Menu Commands.	5-46
Navigating with the Hierarchy Browser	5-47
Invoking the Hierarchy Browser	5-47
Using the Hierarchy Viewer	5-49
Using the Object Viewer.	5-51
Using the Menu Commands.	5-53
Applying Stimulus	5-53
From the Simulator Prompt	5-53
Assigning a Value.	5-53
Holding a Value	5-54
Releasing a Held Signal.	5-54

From the Debugger Window	5-55
Assigning a Value	5-55
Holding a Value	5-56
Releasing a Held Signal	5-56
Tracing Signals	5-57
Setting the WAVEFORM Variable	5-57
Setting a Trace	5-58
From the Simulator Prompt	5-58
From the Debugger Window	5-59
Tracing Signals and Variables	5-60
Listing Traces	5-60
From the Simulator Prompt	5-61
From the Debugger Window	5-61
Disabling and Enabling Traces	5-62
Renaming a Trace	5-63
Deleting a Trace	5-63
From the Simulator Prompt	5-64
From the Debugger Window	5-64
Observing Simulation Status	5-65
Evaluating VHDL Expressions	5-65
From the Simulator Prompt	5-65
From the Debugger Window	5-66
Displaying the Process Queue	5-66
From the Simulator Prompt	5-66
From the Debugger Window	5-67
Displaying a Stack Backtrace	5-67
From the Simulator Prompt	5-67

From the Debugger Window.	5-68
Displaying the Current Simulation Environment.	5-68
6. Simulating a Design in Cyclone	
Elaborating the Design	6-2
Optimization Levels	6-2
Bit Value Systems	6-3
Performance versus Observability Trade-off	6-4
Latch Handling.	6-5
Information Level	6-6
Design Unit Name Checking	6-6
Invoking the Elaborator	6-7
Simulating the design	6-8
Code Selection.	6-8
Signal Initialization	6-9
Command Files	6-9
Checkpoint Files	6-10
Time Values	6-10
Invoking the Simulator	6-11
Invoking cysim	6-11
Invoking cyclone	6-12
Controlling Simulator Execution	6-15
Running the Simulator	6-15
From the Simulator Prompt	6-15
From the Cyclone Control Panel	6-16

From the Cyclone Desktop	6-16
Interrupting the Simulator	6-16
From the Simulator Prompt	6-16
From the Cyclone Control Panel	6-17
Restarting the Simulator	6-17
From the Cyclone Desktop Window	6-17
Quitting the Simulator	6-17
Communicating with Simulator	6-18
Cyclone Control Language	6-18
Control Commands	6-19
Getting Help	6-20
Entering Commands Through Command Files	6-21
Creating a Command File	6-21
Invoking a Command File	6-21
Using Simulator Variables	6-22
Referencing Cyclone Variable Values	6-22
Displaying Cyclone Variable Values	6-23
Creating User-Defined Variables	6-23
Navigating the Design	6-24
VHDL Objects	6-24
Declarative Regions	6-25
Navigating with Cyclone Commands	6-25
Displaying the Current Working Region	6-25
Selecting a Declarative Region	6-26
Listing VHDL Objects	6-26
Navigating with the Hierarchy Browser	6-27

Invoking the Hierarchy Browser	6-27
Using the Hierarchy Viewer	6-28
Using the Object Viewer	6-29
Applying Stimulus	6-31
Assigning a Value	6-31
Holding a Value	6-32
Releasing a Held Signal	6-32
Tracing Signals	6-32
Setting a Trace	6-33
The cytrace Command	6-33
cytrace Limitations	6-34
cytrace Data Format	6-34
Tracing Signals and Variables	6-34
Disabling and Enabling Traces	6-35
Deleting a Trace	6-35
 7. Controlling and Monitoring VSS Simulation	
Using Command Procedures	7-2
Creating and Using Command Procedures	7-2
Creating a Basic Command Procedure	7-3
Invoking a Basic Command Procedure	7-4
Creating a Command Procedure with Parameters	7-4
Invoking a Command Procedure with Parameters	7-5
Shifting Parameters	7-6
Defining Categories for Using Wildcard Characters	7-6
Managing Command Procedures	7-7
Listing all Command Procedures	7-7

Displaying Command Procedures	7-8
Removing Command Procedures	7-8
Monitoring Your Simulation	7-8
Creating Monitors from the Simulator Command Prompt	7-9
Creating Monitors for Simulation Time	7-10
Creating Monitors for Source Code	7-14
Creating Monitors for Conditional Expressions	7-16
Creating Monitors for Variables and Signals	7-17
Creating Monitors for Subprograms	7-18
Creating Monitors for Processes	7-19
Creating Monitors from the Debugger Window	7-21
Creating Monitors for Signals	7-21
Creating Monitors for Variables	7-22
Creating Monitors for Source Code	7-23
Creating Monitors for Subprograms	7-23
Creating Monitors for Processes	7-24
Editing a Monitor	7-27
From the Simulator Prompt	7-27
From the Debugger Window.	7-28
Redirecting Output of a Monitor	7-29
Listing Monitors	7-29
From the Simulator Prompt	7-30
From the Debugger Window.	7-31
Disabling and Enabling Monitors	7-32
Renaming a Monitor.	7-32
Changing Stop Monitor and Continue Monitor.	7-33
Deleting a Monitor	7-33
From the Simulator Prompt	7-34

From the Debugger Window	7-34
Programming with the Simulation Control Language	7-34
Creating an Indexed Loop	7-35
Creating a Conditional Loop	7-36
Creating a Conditional Branch	7-38
Breaking and Continuing a Loop	7-40
Breaking a Loop	7-40
Continuing a Loop	7-40
Example	7-41
 8. Controlling and Monitoring Cyclone Simulation	
VHDL and Cyclone Terminology Differences	8-2
VSS and Cyclone Feature Differences	8-3
Creating Monitors	8-3
Using the Monitor Command	8-5
Editing a Monitor	8-9
Changing Stop and Continue Monitors	8-10
Disabling and Enabling Monitors	8-11
Renaming Monitors	8-11
Listing Monitors	8-12
Deleting Monitors	8-13
Monitoring Simulation in Performance Mode	8-14
 9. Redirecting Simulator Output in VSS	
Working with Output Files	9-2
Opening an Output File	9-2

Redirecting Output to a File	9-3
Flushing Buffered Data	9-3
Closing an Output File	9-4
Working with Simulation Windows.	9-4
Opening a Window.	9-5
Opening a Scrolling Window	9-5
Opening a Pad Window	9-6
Writing to a Window.	9-7
Writing Text to a Window	9-7
Redirecting Simulator Output to a Window	9-8
Importing a Text File into a Pad Window	9-9
Manipulating Windows.	9-10
Saving a Window	9-11
Saving a Scrolling Text Window	9-11
Saving a Pad Window	9-11
Closing a Window	9-13
Designing a Pad Window.	9-13
Formatting the Window	9-13
Setting the Font	9-15
 10. Determining Simulation Coverage in VSS	
Basic Steps for Determining Simulation Coverage	10-2
Creating coverage Monitors	10-2
Invoking the coverage Utility	10-3
coverage Output File Example	10-4

11. Generating VCD Files

About VSS VCD	11-2
Regular and Extended VCD Formats	11-3
Enhanced Character Sets	11-4
Driving Strengths	11-6
Commands to Generate Regular and Extended VCD	11-7
Simulator VCD Commands	11-8
Supported Types	11-9
Traced Object Declarations	11-9
Sign-Extension for Bit Vectors	11-9
VCD Support in Cyclone	11-10
Examples	11-12
Example of a Simple Inverter	11-12
Command File for Simple Inverter	11-12
VCD File for Simple Inverter	11-13
Example of a Bus	11-14
Command File for Bus	11-14
VCD File for Bus	11-14
Example of a Split Bus	11-15
VSS Command File for Split Bus	11-15
VCD File for Split Bus	11-16
Example of a Strobe	11-17
VSS Command File for Strobe	11-17
VCD File for Strobe	11-18
Example of Repeated Signals	11-19

Command File for Repeated Signals	11-19
VCD File for Repeated Signals	11-20
Example of an Extended VCD File	11-21
Command File for Extended VCD	11-21

12. Loading and Dumping Memories

Loading and Dumping Memories in VSS	12-2
Size Restrictions for Memories and Arrays	12-3
VSS ASCII Format	12-5
Control Records	12-5
Data Records	12-6
DLATRAM Example	12-7
Loading a Memory	12-8
Dumping a Memory	12-9
Loading and Dumping Memories in Cyclone	12-10
Loading a RAM or ROM Instance	12-10
Storing RAM or ROM Instance Data	12-11
Memory Data File Format	12-11

13. Simulating with Synthesis Library

Files in VSS

Converting Synthesis Library Files to VHDL	13-2
Library Analyzer Input and Output Files	13-3
Invoking Library Analyzer	13-4
Modeling Timing Behavior	13-4
Selecting the Hazard Handling Algorithm	13-6
Turning on X-Generation	13-7

Warning and Error Messages	13-8
Analyzing Encrypted VHDL Library Files	13-8
14. Simulating at Gate Level in VSS	
Understanding Gate-Level Simulation	14-2
Design Process	14-2
Benefits of the Gate-Level Simulation Engine	14-4
Sign-Off Accuracy	14-4
Speed and Capacity	14-5
VHDL Portability	14-5
Transparent Interfaces	14-5
FTGS Libraries	14-6
Library Files	14-6
Library Cells	14-7
Preparing for Gate-Level Simulation	14-8
Generating VHDL Netlists for Simulation	14-8
Setting the ASIC Vendor Library	14-9
Generating the Testbench	14-9
Setting the Simulation Timebase	14-9
Invoking the Simulator	14-10
Performing SDF Back-annotation	14-11
Initializing the Design Circuit	14-12
Determining Design Violations	14-12
Performing Sequential Constraint Checking	14-13
Determining Spike and Glitch Hazards	14-14
X-Generation Differences for Spike and Glitch Algorithms. .	14-14

Controlling Hazard Messages and X-Generation	14-15
Using Concurrent Signal Assignment	14-16
Determining Bus Conflicts	14-17
Bus Contention	14-18
Bus Fight	14-18
Determining Bus Float	14-19
Determining Quiescence Violations	14-19
Viewing Violation Messages	14-21
Constraint Violation Message Format	14-22
Hazard Message Format	14-23
Bus Contention Message Format	14-25
Bus Fight Message Format	14-26
Bus Float Message Format	14-27
Quiescence Violation Message Format	14-28
Performing Bidirectional Tracing	14-29
Counting Output Toggling	14-31
Turning on Toggle Counting	14-31
Reading the Toggle Count File	14-32
Writing Power and Toggle Statistics to a SAIF File	14-33
Using the WIREBUF_PPH Component	14-34
Features	14-34
User Interface	14-35
Backward Compatibility	14-36
Usage Rules	14-37

15. Hazard Handling in VSS

How the Simulator Simulates Cell Delays	15-2
FTBM Hazard Handling	15-4
FTGS Hazard Handling	15-5
Spike Hazard-Handling Algorithm	15-6
Glitch Hazard-Handling Algorithm	15-8

16. Using VITAL Models and Netlists in VSS

Validating and Optimizing a VITAL Model	16-2
Validating the Model for VITAL Conformance	16-2
Verifying the Model for Functionality	16-3
Optimizing the Model for Performance and Capacity	16-3
Re-Verifying the Model for Functionality	16-5
Understanding Error and Warning Messages	16-5
Distributing a VITAL Model	16-6
Simulating a VITAL Netlist	16-7
Applying Stimulus	16-7
Overriding Generic Parameter Values	16-7
Understanding VSS Error Messages	16-9
System Errors	16-9
Model and Netlist Errors	16-9
Viewing VITAL Subprograms	16-10
Timing Back-annotation	16-10
VSS Naming Styles	16-11
Negative Constraints Calculation (NCC)	16-11

17. Back-Annotating with SDF 2.1 Files in VSS

SDF File Content	17-2
SDF Header	17-2
Header Entries	17-3
SDFVERSION	17-3
DESIGN	17-4
DATE	17-4
VENDOR	17-4
PROGRAM	17-4
VERSION	17-5
DIVIDER	17-5
VOLTAGE	17-5
PROCESS	17-6
TEMPERATURE	17-6
TIMESCALE	17-6
CELL	17-7
INSTANCE	17-7
Delay Type Entries	17-7
PATHPULSE	17-7
GLOBALPATHPULSE	17-8
ABSOLUTE	17-8
INCREMENT	17-9
Delay Definition Entries	17-9
IOPATH	17-9
COND IOPATH	17-11
PORT	17-13
INTERCONNECT	17-14
NETDELAY	17-15
DEVICE	17-16

Timing Check Entries	17-19
SETUP	17-20
HOLD	17-21
SETUPHOLD	17-22
RECOVERY	17-23
SKEW	17-24
WIDTH	17-25
PERIOD	17-25
NOCHANGE	17-26
Obsolete Constructs in SDF 2.1	17-27
Constructs That VSS Does Not Support	17-27
Important Information for Non-VITAL Libraries	17-27
Summary of SDF 2.1 Support	17-29
Non-VITAL Libraries	17-30
VITAL Libraries	17-40
 18. Understanding VITAL Timing Delays and Error Messages	
SDF Back-Annotation	18-2
Mixed Versions of SDF Files	18-2
Naming Styles for Delay Generics	18-2
DEVICE Delay	18-3
Multiple SDF Files	18-4
SDF Restrictions	18-5
SDF Port Names Not Checked	18-5
Back-Annotation at Elaboration Time	18-6
Negative Constraint Calculation (NCC)	18-6

Conformance Checks	18-7
Type Checks	18-7
Syntactic and Semantic Checks	18-9
Error Messages	18-10
19. Debugging VHDL Source Code in VSS	
Debugging with VHDL Debugger	19-2
Displaying a VHDL Source File	19-2
Searching a VHDL Source File	19-2
Stepping Through VHDL Code	19-3
Editing a VHDL Source File	19-5
Reanalyzing a VHDL Source File	19-6
Debugging from the Simulator Prompt	19-7
Displaying a VHDL Source File	19-7
Searching a VHDL Source File	19-8
Stepping Through VHDL Code	19-9
Listing Drivers on a Signal	19-10
20. Handling Programmable Bus Conflicts in VSS	
Understanding Bus Conflicts	20-2
Bus Contention	20-2
Bus Fight	20-3
Bus Float	20-4
Interpreting the Bus-Conflict Interval	20-5
Defining Conflict-Suppression Windows	20-5

Enabling Bus-Violation Checking	20-6
Enabling CONTINUE-Status Reporting.	20-7
Debugging a Bus-Conflict	20-7
Error-Reporting Optimization.	20-10
Ordering Bus-Conflict Error Messages	20-12
VSS Setup Variables	20-13
Programmable Bus-Conflict Limitations	20-14

21. Setting Timing Constraints in VSS

VSS Timing Constraint Support	21-2
Regular Timing Constraints.	21-3
Conditional Timing Constraints	21-4
Interpreting Conditional Constraints	21-5
Not-Too-Soon Constraint	21-6
Not-Too-Late Constraint	21-6
Specifying Conditional Timing Constraints	21-7
Defining new Primitive Generics	21-7
Defining Back-Annotation Generics	21-10
Mapping ASIC Cell Level Generics to Gate Primitive Level Generics	21-11
Defining a Function in Behavioral VHDL Code	21-12
SDF Generic Names	21-15
SDF Back-Annotation Rules	21-16
Back-Annotation Messages and Actions.	21-17

Library-Compiler-Generated Models	21-18
Package Changes for New Generics.	21-18
IEEE (gs_types package)	21-18
gscomp library	21-21
VHDL Model Example	21-22
SDF 2.1 Back-Annotation File for DFF with SDT and CTC	21-40

22. VSS and VHDL Model Compiler

Index