

Table of Contents

About This Manual

1. Before You Start

About the Synopsys High-Level Design Flow	1-2
About the Tools You Will Use.	1-4
The VHDL Analyzer	1-5
The VHDL Simulator	1-7
The VHDL Debugger	1-9
The Waveform Viewer	1-11
The Library Analyzer	1-12
The Cyclone Elaborator	1-13
The Cyclone Simulator.	1-13
The Cyclone Graphical User Interface	1-14
About the Quick Start Circuit.	1-16
How the Circuit Is Organized	1-17
What the Circuit Does	1-18
The VHDL Testbench for the Circuit	1-19
About Your Simulation Environment	1-20

The SYNOPSIS_SIM Environment Variable	1-20
Design Libraries	1-21
The .synopsys_vss.setup File	1-22
Where to Go from Here	1-24
 2. Validating the Design Using VSS	
Introduction	2-2
Getting the Files for This Chapter	2-2
Analyzing the Design.	2-3
Creating the Work Directory	2-3
Running vhdlan	2-4
Some Common VHDL Analyzer Command Options	2-5
Simulating Interactively Using the VHDL Debugger	2-7
Some Common VHDL Simulator Command Options	2-8
Invoking the VHDL Debugger	2-12
Using Online Help	2-15
Browsing the Design Hierarchy	2-18
Tracing the Signals.	2-21
Running the Simulation	2-24
Quitting the VHDL Debugger and the Waveform Viewer	2-27
Simulating from the vhdlsim Command Line	
Using Command Files	2-28
Invoking the VHDL Simulator.	2-28
Tracing the Signals.	2-29
Running the Simulation	2-30

3. Validating the Design Using Cyclone

Introduction	3-2
Getting the Files for This Chapter	3-2
Analyzing the Design.	3-3
Creating the Work Directory	3-3
Running vhdlan	3-4
Elaborating the Design	3-5
Running cylab	3-6
Simulating the Design	3-7
Invoking the Simulator Graphical User Interface	3-7
Running Simulation and Checking the Results	3-10
Invoking the Simulator Command-Line Interface	3-15
Running cysim	3-16
Running Simulation and Checking the Results	3-16
Cyclone Control Language	3-19

4. Verifying the Design Using VSS

Introduction	4-2
Getting the Files for This Chapter	4-2
About the Component Library	4-3
About the Gate-Level COMPARATOR Block	4-4
Analyzing the Design.	4-7
Creating the Work Directory	4-8
Running vhdlan	4-8

Simulating the Design Automatically	4-10
Simulating the Design Automatically Using Back-Annotated Values	4-11
Simulating the Design Automatically with Output to a SAIF File . . .	4-13

Index